

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Adam Wilson and Ryan Jurasek

Application No.: Group Art Unit:

Filed: 03/24/04 Examiner:

Title: METHOD AND CIRCUIT FOR ADJUSTING A REFERENCE VOLTAGE SIGNAL

The Commissioner of Patents and Trademarks
 P.O. Box 1450
 Alexandria, VA 22313-1450

Sir:

Information Disclosure Statement Submitted Pursuant to 37 C.F.R. 1.97(b)

The citations referenced herein, copies attached, may be material to the examination of the above-identified application and are, therefore, submitted in compliance with the duty of disclosure as defined in 37 C.F.R. 1.56. The Examiner is requested to make these citations of official record in the application.

This Information Disclosure Statement submitted in accordance with 37 C.F.R. 1.97(b) is not to be construed as a representation that a search has been made, that additional items material to the examination of this application do not exist, or that any one or more of these citations constitute prior art under 35 U.S.C. 102.

The Examiner's attention is respectfully directed to the following U.S. Patents:


Pat. No.	Pat. Title	Grant Date
US 5,218,364	D/A CONVERTER WITH VARIABLE BIASING	06/08/93
US 5,216,385	RESISTORLESS TRIM AMPLIFIER USING MOS DEVICES FOR FEEDBACK ELEMENTS	06/01/93
US 6,147,908	STABLE ADJUSTABLE PROGRAMMING VOLTAGE SCHEME	11/14/00
US 6,329,804	SLOPE AND LEVEL TRIM DAC FOR VOLTAGE REFERENCE	12/11/01
US 6,476,669	REFERENCE VOLTAGE ADJUSTMENT	11/5/02
US 6,281,734	REFERENCE VOLTAGE ADJUSTMENT	08/28/01

[X] Customer No: 000041066

Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO LLP
 Two North Market Street, Third Floor
 San Jose, California 95113
 (408) 938-9060

Respectfully submitted,

By: 
 Eric J. Gash
 Reg. 46,274

Date: March 24, 2004

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
Patent Application

Inventor(s): Adam Wilson and Ryan Jurasek Group Art Unit:

Filed: 03/24/04 Examiner:

Application No.:

Title: METHOD AND CIRCUIT FOR ADJUSTING A REFERENCE VOLTAGE SIGNAL

Form 1449**U.S. Patent Documents**

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub-class	Filing Date
A	5,218,364	06/08/93	Kumazawa et al.	341	136	07/10/91	
B	5,216,385	06/01/93	McDaniel	330	282	08/10/92	
C	6,147,908	11/14/00	Abugharbieh et al.	365	185.2	11/03/97	
D	6,329,804	12/11/01	Mercer	323	315	10/13/99	
E	6,467,669	11/05/02	McClure et al.	327	543	07/10/01	
F	6,281,734	08/28/01	McClure et al.	327	308	12/31/99	
G							
H							
I							
J							
K							

Foreign Patent or Published Foreign Patent Application

Examiner Initial	No.	Document No.	Publication Date	Country or Patent Office	Class	Sub-class	Translation	
							Yes	No
L								
M								
N								
O								
P								
Q								

Other Documents

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
	R	
	S	
	T	
Examiner		Date Considered

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered.
 Include copy of this form with next communication to applicant.